Keywords-Data center power supplies, ISOP architecture, and high efficiency power conversion.
INTRODUCTION
Because of the rapid growth of cloud computing and digital information storage, data centers are becoming one of the largest electricity consumers around the world [1] . However, the efficiency of a typical data center is less than 50 % considering all losses including power conversion, power distribution, and cooling for the center space [1] .
Power conversion is one of the key factors limiting the overall data center power supplies' efficiency. High voltage DC (HVDC) distribution voltage (380 to 400-VDC) has been implemented in data centers as shown in Fig. 1 Fig. 1 [1] , which can increase the system efficiency around 10 % points compared with a conventional AC distribution architecture [1] . However, even with HVDC distribution, the power conversion efficiency is still limited to less than 80 % from 3 phase 480-VAC to 1-VDC at the POL. The 400-VDC to 1-VDC DC/DC conversion dominates the overall power conversion losses [1] . Even with state of the art products, the overall efficiency from 400-VDC to 1-VDC is limited to 84% [2] . Therefore, an approach to increase the efficiency of 400-VDC to 1-VDC conversion is studied in this paper [3] - [5] . [3] - [4] Investigation of alternative power conversion architectures is one of the approaches to increase the power conversion efficiency. Different power supply architectures have been proposed in [3] - [6] . Regardless of the conventional or the proposed alternative architectures, several converters are connected in series, which means the overall power supply's efficiency would be the product of each converter's efficiency. Therefore, the overall system's efficiency is lower than the lowest efficiency of a single stage in the power supply chain. A single power stage converting 400-VDC to 1-VDC directly has been proposed and performs as the high voltage point of load converter (HV POL) as presented in [3] - [6] .
In addition to efficiency, the on-board power supplies also have a strict requirement for output voltage regulation for the dedicated electric loads such as computer processors. Previously, most of the adaptive voltage positioning (AVP) has been applied to non-isolated converters, such as buck or boost. The study of an input-output power converter with isolation has been very limited. Implementation of AVP on an extremely high step ratio isolated converter with input series and output parallel system will be the key requirement to fulfill the proposed HV POL.
In this paper, first, the structure to convert 400-VDC to 1-VDC directly is discussed, and the specifications of the converter are given. Then, the high efficiency driven power stage has been designed, and the measured efficiency has been provided. Next, the compensator has been designed to achieve AVP control and to provide a constant output impedance of the HV POL. In the end, the experimental results are presented to show that the proposed HV POL can be used as an on-board power supply.
II. SYSTEM DESCRIPTION AND REQUIREMENT
In order to convert 400-VDC to 1-VDC within a single power stage, a six-phase input series output parallel (ISOP) connected structure shown in Fig. 3 [3]- [6] is selected. Therefore, the voltage step down ratio for each converter is 
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reduced to 1/6 of the overall step down ratio, which simplifies the transformer design by allowing a lower turns ratio, while the effective switching frequency is 6 times higher compared with a single converter's switching frequency with interleaving control, which allows smaller output inductor for faster transient response. Table I shows the overall HV POL's and the single converter's specifications. In order to meet the dynamic voltage regulation requirement for the on-board power supply, a common duty cycle is implemented as the control scheme for the ISOP connected converter as presented in [3] - [13] . Common duty cycle control is one of the most straightforward control techniques in input-output connection converters, where all the converters are fed with the same duty cycle instantaneously which is derived from the overall control loop of the system, and only a phase shift is needed for the gate signal for each individual converter. Fig. 4 shows the implementation of common duty cycle control duty cycle control of ISOP system where the all the phases are controlled by same duty cycle with phase shift. POWER STAGE DESIGN AND LOSS ANALYSIS Half bridge current doubler (shown in Fig. 5 ) is selected as it offers (1) the lowest voltage gain with the same turns ratio and under the same duty cycle which is desired for a high step down converter, and (2) a two-winding transformer with no current flowing through the transformer's secondary side winding during the freewheeling period, which simplifies the transformer design and reduces winding losses compared with the center tapped transformer used in a full wave rectifier [14] . 
A. Transformer Losses
The planar transformer is designed with printed circuit board windings at 6:1 primary to secondary turns ratio so that the converter can work normally when the input voltage is reduced to ½ of the rated voltage during hold up time [15] . The primary and secondary side windings are interleaved to reduce the leakage inductance which causes undesired resonance with junction capacitances in the half bridge current doubler. Planar cores E/PLT core E 14/3.5/5 and PLT 14/5/1.5 are selected with 4 oz (140 µm) copper to reduce winding losses because the skin depth of copper is about 140 µm under the selected switching frequency.
The losses of the transformer include core loss and winding loss as in (1) , which can be calculated as in (2) and (3) considering the high order harmonics in the transformer voltage and current, respectively.
where α, β, and K are the parameters of the core based on the Steinmetz equation and are usually provided by core vendors, and Bsqm is the peak to peak flux density when the converter's duty cycle is 0.5 ( = ) with Ae being the effective area of the core.
where Irms is the RMS current in the transformer's primary side ( = + ∆ × and ∆ = ), Req is the equivalent AC resistance considering high order current harmonics as in (4) . The subscripts p and s mean primary and secondary side winding.
where I1 through I2n-1 are the RMS value of harmonics current and R1 through R2n-1 are the corresponding resistance under different harmonics orders calculated in (5) .
where ξ=h/δ, h is the thickness of the copper, and δ is the skin depth of the conductor under each harmonics frequency and m can be calculated as a ratio in (6).
where F(h) and F(0) are the magnetomotive force (MMF) at the limits of a layer. With interleaved winding structure m=1 for all the layers [16] .
To reduce the winding losses of the planar transformer, interleaved winding (shown in Fig. 7 ) is implemented. Also, interleaved winding allows minimum leakage inductance compared with other winding structure. Measured leakage inductance and winding AC winding resistance is shown in Fig. 8 which illustrates that the leakage inductance is about 62 nH and the AC winding resistance is about 76 mΩ at switching frequency. 
B. Primary Side Device Losses
Primary side MOSFETs in a symmetrical controlled half bridge current doubler are hard switched and the turn on and turn off losses can be calculated based on (7) and (8), respectively.
where Irr is the reverse recovery current of SR MOSFETs, which is added to the turn on current of the primary side MOSFETs during the turn on transition of the primary MOSFETs. tir, tvf, tif and tvr are the current rising time, voltage falling time during turn on transient, and current falling and voltage rising time during turn off transient, all of which are obtained from Saber simulation.
The turn on and turn off losses depend strongly on the transition times, which is further determined by the gate current to charge and discharge the junction capacitances during a switching transient. To minimize the switching loss, the gate driver used in the prototype is UCC27211 having enough sourcing and sinking current capability together with zero ohm gate resistor.
Besides switching losses, conduction losses and gate driving losses are also included in the primary MOSFETs losses which are expressed in (10) and (11), respectively.
where Vdrive is the gate drivers high level voltage of primary side MOSFETs. Therefore, the overall primary side MOSFETs can be summarized in (11).
C. Secondary Side Device Losses
Unlike primary side MOSFETs, the SR MOSFETs are zero voltage turn on, therefore, there is no turn on loss for the SR MOSFETs. However, SR MOSFETs are turned off followed by the conduction of their body diodes, therefore, reverse recovery losses occur for SR devices. Equations (12) through (14) are the major losses for SR MOSFETs, including conduction, reverse recovery and gate driving, and the overall losses for SR MOSFETs are expressed in (16) .
D. Passive Components Losses
Other major losses in the half bridge current doubler include inductor and capacitor losses which are presented in (16) and (17), respectively.
where RDCR is the DC resistance of the output inductor, and PCL is the core loss for each inductor, which can be found in the vendor's data sheet. RESR is the equivalent series resistance of the output capacitor, and Iripple is the ripple current flowing through the capacitor. The two inductor current ripples cancel with each other in the output of the half bridge current doubler because they are 180º phase shifted with respect to one another. Therefore, Iripple is usually much smaller than the inductor's current ripple. Another passive component being carefully selected is the holdup capacitor. Fig. 9 shows the voltage waveform of the energy-storage capacitor, where VH,nm is the normal voltage across the energy-storage capacitor, VH,min is the minimum allowable bus voltage for HVPOL and th is the required hold-up time. The relationship between the minimum voltage VH,min and the value of the energy-storage capacitor CH can be derived and expressed in (18) where Pout and are the output power and efficiency of the HVPOL converter. The value of CH is positively related to the minimum allowable voltage VH,min, which means for a lower VH,min, smaller CH can be used. This energy-storage capacitor is usually bulky, therefore, with a smaller VH,min, the power density of the system can be increased by using smaller CH. Fig. 10 shows the utilization of the energy storage capacitance calculated as (20) with respect to the ratio of VH,min and VH,nm . Usually, VH,min is selected as 80%-90% of the normal operation voltage VH,nm, which means only a small percentage of energy stored in is used during the hold-up time [14] . To increase the utilization and reduce the weight and volume of , VH,min is selected as one half (200 V) of the normal operation voltage, which is 400 V in the HVPOL. Therefore, a smaller hold up capacitor with more energy being utilized can be used compared to the capacitor designed with 80% hold up voltage which is widely used today. Therefore, the transformer is designed with 200 V input voltage and 33 A output current. 
E. Loss Distribution and System Efficiency
Based on the losses analysis, the components listed in Table II are selected. The output capacitor is selected so that the equivalent series resistance (ESR) is 0.8 mΩ based on Intel's requirement [17] . Then, the losses distribution of the half bridge current doubler is calculated and presented in Fig. 11 with the loss mechanism marked for all the components. Fig. 12 illustrates the experimental efficiency of the half bridge current doubler over the load range. Higher than 88% full load efficiency can be achieved for the converter, this will be the overall efficiency of the power supplies from 400 VDC to 1 VDC. Therefore, a 4% point efficiency improvement is achieved by the proposed HV POL architecture compared with the conventional architectures with state of the art products. 
IV. ADAPTIVE VOLTAGE POSITIONING (AVP) COMPENSATOR DESIGN FOR HV POL
Based on the operation principle of the adaptive voltage positioning (AVP) control, the converter can be simplified with a constant voltage source (Vmax) in series with resistance R as shown in Fig. 13 . Therefore, controlling the converter to have constant output impedance is the basic requirement to achieve AVP [18] [23]. Even though an input series output parallel (ISOP) multiphase system is used in the HV POL, a single phase half bridge current doubler is analyzed here for the compensator design with proper scaling of the components and switching frequency [24] . The input voltage is 1/6 and the load is the same as the six phase ISOP system. With interleaving control, the output inductance of the single converter is 1/6 of the inductance in the six phase ISOP, and the switching frequency of the single converter is 6 times the switching frequency of each module in the ISOP system. With the scaling, the single converter performs the same as the six phase ISOP connected converter. This is based on the assumption that the components used in all the modules are identical. The control diagram of AVP is shown in Fig. 14 [24] - [27] . A sum of the actual output voltage (Vo) and the droop voltage (Vdroop= Rdroop×IO) is compared with a constant reference voltage (Vref) to realize AVP control. In order to realize AVP, a constant output impedance Zoc is desired. A type III compensator is implemented, and the outer loop transfer function T2 is presented in Fig. 15 with the crossover frequency of 42 kHz, which is the same as the fESR based on component selection in Table II . The switching frequency of a single converter is 280 kHz and with interleaving among phases, 42 kHz control bandwidth can be easily obtained for the ISOP system. The three impedances are also plotted in Fig. 16 based on the designed compensator, from which we can see almost constant closed loop output impedance is achieved with slight variation around the cutoff frequency of the converter's output filter. Based on the analysis in this section, it can be seen that the proposed HV POL can be controlled with constant output impedance, which is the key feature to meet the adaptive voltage positioning requirement of the on-board power supply.
V. EXPERIMENTAL VERIFICATION
Transient testing is performed when load is changing between 10% and 100% of the rated output power. Fig. 17 shows the experimental results of the prototype six-phase ISOP HV POL with 200 A output current. A zoomed in transition when the load is changing from 100% to 10% is also given to show the output voltage meets the overvoltage requirement. Based on the experimental results, the AVP control is achieved on the high voltage point of load converter for large dynamic current changes (175 A). Based on the experimental results, it shows that the single power stage power conversion architecture with the input series output parallel (ISOP) connected half bridge current doubler is capable to achieve adaptive voltage positioning (AVP) control without carefully tuning the converters in the ISOP to have identical components among phases to assure stable operation, which simplifies the actual application of the HV POL.
The components such as MOSFETs, inductors and transformers are not pre-selected so that they would have identical parameters, and, therefore, certain mismatches exist in the system, yet stable operation can be achieved with common duty cycle control.
VI. CONCLUSION
In this paper, the feasibility of implementing the sixphase input series and output parallel (ISOP) connected half bridge current doubler to perform as a high voltage point of load (HV POL) converter (converting 400-VDC to 1-VDC) is discussed in terms of 1) converter's efficiency, 2) dynamic performance, and 3) sensitivity to circuitry mismatches. Experimental results are given to prove the proposed architecture is capable to meet the adaptive voltage positioning control. Therefore, the HV POL with ISOP connected converter can be used as the onboard power supply with higher efficiency.
The half bridge current doubler used in ISOP structure is discussed, and losses of major components are provided. The design of the planar transformer and selection of other components are also provided. The prototype's full load efficiency can be improved by 4% points compared with state of the art product with available architecture. The detailed loss analysis has been given.
Then, the compensator to realize adaptive voltage positioning control (AVP) on a half bridge current doubler is analyzed. The detailed procedure to design the compensator so that the converter has constant output impedance is presented, and the analytical transfer function and closed loop output impedance is also given.
In the end, the experimental results are provided, and the feasibility of proposed HVPOL architecture is demonstrated.
